synth_tools

Back

Notes 48c8a4e4f4 Delete '3D Printing/Panels/FIREBALL VCO.png' # precadsr.sch BOM Optional capacitor socket # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Schematics/SynthMages.pretty/Pushbutton Switch (PBS105).kicad_mod synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Jack_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_Paste.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Rotary_Switch.kicad_mod create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod create mode 100644 Images/PXL_20210831_002553634.jpg Latest commits for branch v1.1 Finish PCBs Checkpoint after converting most things to SMD Binary files /dev/null and b/Images/retrigger.png differ From 52b504dd7cabbf7261c98563d42b1772d3bf6825 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from MK's PCB livestream 7e24b3de83ed5d44b4cd8ae11f345f795b25c6b7 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' d8a7439c05979d3c73da6a91162e90a1a48a57e5 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Panel Style Guide Add Panel Style Guide Add Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH] couple more minor clearance tweaks Subject: [PATCH 2/2] Fix for when invisiblebread has no bread Fix for component clearance, panel thickness from printer realities 's take on FIREBALL VCO using AD&D 1e type faces Final revision; added custom DRC as project file new_footprints Added hard sync to schematic, laid out PCB with exploratory 8hp layout 2x Sockets, all three pins need wires: - clk in - pause in - pause in - CV Out - 1K to TP5 Gate Out - 1K to TP5 Gate Out - 1K to U2-14 Case Out - 1K to U2-14.

New Pull Request

Labels Milestones