3
1
Back

0.109816 -0.826528 vertex -1.60745 2.41466 18.8956 facet normal -0.0980148 -0.995185 -3.67514e-06 facet normal -0.220665 -0.32036 0.921236 facet normal 2.900381e-001 -4.948519e-001 8.191456e-001 vertex -7.922568e-001 5.427185e+000 2.488700e+001 facet normal 9.683077e-01 -2.497601e-01 -2.924889e-04 vertex -9.047268e+01 9.691026e+01 2.655000e+01 facet normal 4.084288e-01 9.127901e-01 3.491148e-04 vertex -9.463189e+01 1.055466e+02 1.055000e+01 vertex -1.003011e+02 1.054761e+02 2.550000e+00 facet normal 0.993086 -0.0624774 0.099381 facet normal -0.097471 -0.989338 0.108209 vertex 5.71086 1.13596 21.335 facet normal 0.115649 -0.00128232 0.993289 vertex 5.83299 -4.3279 7.92316 facet normal 1.331864e-01 -3.643072e-03 9.910843e-01 vertex -1.060587e+02 9.665134e+01 1.149903e+01 vertex -1.053382e+02 9.665134e+01 1.123243e+01 vertex -1.052860e+02 9.695134e+01 1.116489e+01 facet normal -6.451590e-01 -7.640483e-01 3.409496e-04 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout Initial stab at a charge no.

New Pull Request