3
1
Back

6.404036e+000 9.983999e+000 vertex 4.575243e+000 -3.392458e+000 9.983999e+000 vertex -1.660638e+000 -5.441382e+000 2.496000e+001 vertex 5.534988e-001 -5.670407e+000 2.496000e+001 vertex -5.241066e+000 -2.130983e+000 2.496000e+001 vertex 7.097801e+000 1.470900e-002 2.496000e+001 vertex 2.349824e+000 5.123229e+000 1.747200e+001 facet normal 0.0220531 0.0969866 0.995041 facet normal -2.096573e-001 -3.669004e-001 9.063267e-001 facet normal 0.0942422 -0.0285879 0.995139 vertex -7.51042 -0.100274 6.0001 facet normal 0.595618 0.758295 0.265006 facet normal -9.969322e-01 7.826654e-02 -6.701070e-04 vertex -1.045672e+02 9.927685e+01 1.755000e+01 facet normal 0.0818425 -0.081922 0.993273 facet normal 0.28858 -0.951321 0.108209 vertex -1.13596 -5.71086 21.335 facet normal -0.0816274 -0.0817217 0.993307 facet normal -4.999973e-001 -8.660269e-001 0.000000e+000 vertex -5.497466e+000 -4.471825e+000 2.496000e+001 vertex -6.551333e+000 -2.663729e+000 1.747200e+001 facet normal 0.195083 0.980787 0 facet normal -0.55473 -0.0546198 0.830236 facet normal 0.362853 -0.678848 -0.63836 facet normal -5.008417e-001 8.586316e-001 1.091305e-001 vertex 3.461637e+000 -2.679382e+000 2.470218e+001 facet normal -0.878606 -0.0865364 0.469642 vertex 1.73373 -8.71606 5.07603 facet normal -0.634346 0.772956 -0.0119928 facet normal -5.559962e-001 8.311848e-001 0.000000e+000 vertex -3.765772e+000 5.933461e+000 2.496000e+001 vertex 4.519256e+000 3.397341e+000 1.747200e+001 facet normal 0.0808315 -0.0820554 0.993344 vertex -4.12931 5.39153 7.87036 facet normal -5.741950e-01 -8.187185e-01 3.340390e-04 vertex -1.016764e+02 9.312963e+01 4.255000e+01 facet normal -0.904824 -0.425785 0 Latest commits for file caixa_sr2.png Fix sr2 blue caixa_sr2.png | Bin 0 -> 36336 bytes create mode 100644 Hardware/PCB/precadsr/potsetc.sch create mode 100644 Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod create mode 100644 Panels/title_test_18.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Perf_Board_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo create mode 100644 Hardware/PCB/precadsr/ao_symbols.lib delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_Paste.gbr create mode 100644 Images/precadsr-panel-art.png create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr create mode 100644 Hardware/Panel/precadsr_panel.png create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Panel_Slotted_Mounting_Hole.kicad_mod create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-PTH.drl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod create mode 100644 Hardware/PCB/precadsr/precadsr.cmp create mode 100644 Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/Bigger_Push_Switch_Hole_NPTH.kicad_mod create mode 100644 3D Printing/Panels/AD&D 1e spell names rendered as raster using Filmoscope Quentin Potentiometers: One potentiometer per step, to set output voltages. (10) One potentiometer for internal clock rate. One SPDT switch to adjust CV output range.

New Pull Request