synth_tools

Back

Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes.

PSU/psu.diy Add PSU Add PSU PSU/PSU.md .
Normal -9.777731e-001 -4.355087e-003 2.096208e-001 facet normal -0.471435 0.881901.
USB Type-C receptacle for.
0.865129 0.462436 0.19418 facet normal 2.488520e-001 9.685416e-001 -0.000000e+000.

New Pull Request

Labels Milestones