3
1
Back

From Schmitz's FEitW maybe simpler? Or just updated to the schematic is incorrect Ins: Clock In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - 1K to TP5 - Gate out (could normal to Reset In socket Reset Socket to U3-3 = capacitor measurement roughly 15nF (has a resistor.

New Pull Request