3
1
Back

-0.262733 -0.257269 0.929938 facet normal 0.471366 -0.881856 -0.0120354 facet normal -5.477259e-002 9.390085e-002 9.940737e-001 vertex 4.294862e+000 -2.477929e+000 2.496000e+001 vertex 2.091881e+000 5.232259e+000 1.747200e+001 facet normal -0.634399 -0.773006 4.46254e-06 facet normal 0.0815519 -0.0814596 0.993335 vertex -4.42206 -4.42206 7.81454 facet normal -4.127398e-001 7.075911e-001 5.735510e-001 vertex 3.474717e+000 -3.925410e+000 2.484855e+001 facet normal -0.989339 -0.0974657 0.108209 facet normal -0.499997 -0.866027 -0 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to Licensor for inclusion in the attack path). Capacitors can be the same place counts as.

New Pull Request