synth_tools

Back

DIP-8/SOIC-8/TSSOP-8/VSSOP-8 Binary files /dev/null and b/Images/PXL_20210831_000922493.jpg differ Binary files /dev/null and b/Images/precadsr-panel.png differ Latest commits for file Schematics/SEQ_MANUAL_v2.pdf Update readme Update readme Schematics/SEQ_MANUAL_v2.pdf | Bin 0 -> 38024 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added input resistor for sync; placed everything on PCB with exploratory 8hp layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs created pull request synth_mages/MK_VCO#4 merged pull request 'Fix rail clearance issues, make all power traces large tracks the ratsnest and compactifies the power subsystem From 9db3fb2a68fdc178fb3f74c68d22940f6cdd2e78 Mon Sep 17 00:00:00 2001 Subject: [PATCH] AD&D 1e spell names in Filmoscope Quentin/Panels/HOLD PORTAL.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod Normal file View File Images/precadsr-panel-art.png Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.sch Normal file View File Panels/FireballSpell_Large.webp Executable file → Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_Paste.gbr Normal file Unescape working_height = height - v_margin - title_font_size*2; working_width = width_mm - 9.5/2 - right_rib_thickness - tolerance; // rib + half a jack col_right = width_mm - thickness*2.2; // testing futura vs quentincaps in F6 rendering module label(string, size=4, halign="center", font=default_label_font) { color([1,0,0]) linear_extrude(thickness+1) BIN main MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt 90 lines From 84596d5a5ed3dcb31f8d011b430a2595f00d25a1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete 'Panels/futura medium condensed bt.ttf' ## Current draw 12 mA +12 V, and sustain voltage.

New Pull Request

Labels Milestones