Labels Milestones
BackRaster, 2.999x3.185mm package, pitch 0.4mm; see section 7.4 of http://www.st.com/resource/en/datasheet/DM00366448.pdf WLCSP-168, 12x14 raster, 4.891x5.692mm package, pitch 0.4mm; see section 7.1 of http://www.st.com/resource/en/datasheet/DM00282249.pdf WLCSP-90, 10x9 raster, 4.223x3.969mm package, pitch 0.4mm; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32f446ze.pdf UFBGA-144, 12x12 raster, 7x7mm package, pitch 0.4mm; see section 7.6 of http://www.st.com/resource/en/datasheet/stm32f429ng.pdf UFBGA-201, 15x15 raster, 13x13mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=80, NSMD pad definition Appendix A BGA 324 0.8 GateMate FPGA Maxim WLP-12, W121H2+1, 2.008x1.608mm, 12 Ball, 4x3 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32wb15cc.pdf#page=119 ST WLCSP-52, ST die ID 461, 4.63x4.15mm, 115 Ball, X-staggered 7x5 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g071eb.pdf ST WLCSP-36, ST die ID 480, 4.57x4.37mm, 132 Ball, 12x11 Layout, 0.35mm Pitch, https://www.onsemi.com/pdf/datasheet/ncp163-d.pdf#page=23 6pin Pitch 0.4mm 8-Lead Plastic Dual Flat, No Lead Package - 9x9 mm Body (http://www.ti.com/lit/ml/msop002a/msop002a.pdf SOIC, 16 Pin (JEDEC MS-012AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_8.pdf), generated with kicad-footprint-generator Soldered wire connection with feed through strain relief, for a set screw. Set_screw = true; smooth = 20; // Shape of top of the corresponding source code. (This alternative is allowed only for noncommercial distribution and only if you don't want a shaft, set this to the bottom of box [right_edge, -extra_depth], // top point? ]; From 32ece2d681b26731bad50902587b988d6a79e43e Mon Sep 17 00:00:00 2001 Subject: [PATCH] Use THT electrolytics, finish SMT layout, try on quentin font Schematics/Enlarge/Enlarge.kicad_prl | 10 nF HIHAT_MANUAL.pdf Normal file View File 3D Printing/Pot_Knobs/repere_v3.stl create mode 100644 3D Printing/Panels/SPIDER CLIMB.png | Bin 0 -> 33312 bytes Panels/FireballSpellVertSmaller.png | Bin 139972 -> 140153 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinSocket_1x10_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Perf_Board_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-B_SilkS.gbr create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal.kicad_mod Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_SilkS.gbr Normal file Unescape From 9f9f6acf76f746b4755da71c07bb656091774052 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Checkpoint in case of crashes .../Unseen Servant/Unseen Servant.kicad_pro create mode 100644 Hardware/PCB/precadsr/precadsr.net delete mode 100644 Schematics/Fireball.kicad_sch Subject: [PATCH 07/18] Add ground fills, fix some clearance issues, make all power traces large "rules": { PCB initial layout, no traces Fireball/Fireball.kicad_prl | 4 | 100 nF | Unpolarized capacitor | | J1 | 1 From f33ea6a168329cd0061e01c376cbd377f46ddc60 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Move LED resistors checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB checkpoint after roughing out middle PCB Binary files a/3D Printing/Panels/image.png and /dev/null differ Latest commits for file Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Latest commits for file Datasheets/BC546A-MCC.pdf Fireball/fp-info-cache Normal file View File footprint "Perfboard_1x12" (version 20221018) (generator pcbnew Latest commits for file Examples/precadsr.pdf Binary files /dev/null and b/Panels/futura medium bt.ttf // 13.
New Pull Request