Labels Milestones
BackExisting lead lengths From b1fcba1e78f37669542b35a3e32a5257c5c0240c Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces }, More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those Apply jlcpcb's.
New Pull Request