3
1
Back

Position, loop\nis connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos [to be added] ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: make power connection traces larger; MK uses .6mm this means from the conditions.

New Pull Request