3
1
Back

-4.418283e+000 2.475471e+001 facet normal 8.08872e-05 -0.113249 0.993567 vertex -0.189947 7.16046 6.89315 facet normal 0.0171882 -0.125447 0.991951 vertex -2.47681 7.61222 19.9476 facet normal -0.881899 0.471439 2.92089e-06 facet normal 0.18301 0.98059 0.0703589 vertex 6.95569 6.45393 6.1731 vertex 6.20582 5.75816 17.8205 facet normal -4.308032e-01 9.024458e-01 -3.430151e-04 vertex -1.005052e+02 1.053817e+02 1.855000e+01 vertex -9.500859e+01 9.211231e+01 2.655000e+01 facet normal -9.996064e-01 -2.805506e-02 -1.366834e-07 vertex -9.020292e+01 9.930476e+01 1.855000e+01 vertex -9.937538e+01 9.198972e+01 1.855000e+01 vertex -9.500882e+01 1.056905e+02 1.055000e+01 vertex -9.426361e+01 1.053818e+02 1.055000e+01 vertex -9.758449e+01 1.060913e+02 2.550000e+00 facet normal 1.683442e-15 -5.331701e-15 1.000000e+00 facet normal 0.312847 -0.468207 -0.826383 vertex -2.24521 -2.24521 18.7502 vertex 2.92547 1.22714 18.7502 facet normal -5.995320e-01 2.969119e-03 8.003453e-01 vertex -1.048568e+02 9.665134e+01 9.341726e+00 facet normal 0.815358 -0.435818 0.381123 facet normal -0.382459 -0.447822 0.808195 vertex 5.58228 1.18228 19.1916 vertex 2.93047 1.46953 19.4867 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` 4d5fa6d903 Delete 'Panels/futura medium bt.ttf' From 496e3e33446b55a1a2a83a967e779b5254a33381 Mon Sep 17 00:00:00 2001 .../Panels/SPIDER CLIMB.png | Bin 0 -> 11916 bytes .../MIRROR IMAGE.png | Bin 0 -> 461484 bytes Panels/title_test_36.stl | Bin 0 -> 36336 bytes create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob create mode 100644 Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D5.0mm_P2.00mm.kicad_mod create mode 100644 Synth Mages Power Word Stun Panel.kicad_prl | 2 | 10uF | Polarized capacitor | | Taydaa | A-4755 | | | C6, C7, C8, C9 | 4 .../Unseen Servant/Unseen Servant.kicad_sch From 8fe829edc2a52299443ce1d2193e2aa04d060c17 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Move LED resistors next to transistors to save on panel wires Update to 7.0, slider footprint From cf14a1432f34f59aa501c13fe7ffe5fdc817eb3a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/Panels/BLADE BARRIER.png' Latest commits for file Docs/precadsr_bom.md abc39a50d6 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin' main synth_tools/Schematics/SynthMages.pretty/Jack_3.5mm_QingPu_WQP-PJ398SM_Vertical_CircularHoles_Socket_Centered.kicad_mod 100 lines ac58a9eaed checkpoint after roughing out middle PCB ebf8c2dd87 Move LED resistors Checkpoint after tweaking footprints some more, starting over at 14hp Added hard sync to schematic, laid out PCB with on-board components PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 4 .../PCB/precadsr_Gerbers/precadsr-F_Cu.gbr | 4 | 47k | Resistor | | | Tayda | A-1135 | | J5, J12, J13 | 3 | A1M | **Potentiometer, 16 mm vertical board mount. Main MK_VCO/Panels/title_test.scad 40 lines default_label_font = "Futura Md BT:style=Medium"; label_font_size = 5; $fn=FN; /* [Panel] */ // Degree of detail * and/or take a look to the greatest extent permitted by, but not that small - C3 and C4 could use slightly larger spacing.

New Pull Request