Labels Milestones
BackSoul 2019-02-04 13:17:55 -08:00 eea453f1ee Notes about component heights, swapping rotary and toggle .../Unseen Servant/Unseen Servant.kicad_sch Normal file Unescape "Name": "Top Silk Screen" Hardware/Panel/precadsr-panel/precadsr-panel-cache.lib Normal file Unescape Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod Normal file View File Hardware/PCB/precadsr_Gerbers/precadsr-Edge_Cuts.gbr Normal file Unescape Hardware/PCB/precadsr/potsetc.sch Normal file View File 3D Printing/Cases/Eurorack 2-Row/a65ef594770a52ccd225294619d30be9_preview_featured.jpg Executable file View File Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-NPTH.drl Normal file Unescape Schematics/Unseen Servant/Unseen Servant_slider_board_noncanonical.kicad_prl main synth_tools/3D Printing/Cases/Eurorack 2-Row History Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer B.Cu" "Notes": "Layer B.Paste" "Notes": "Layer F.SilkS" "Notes": "Layer F.SilkS" "Notes": "Layer B.Mask" "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer F.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.SilkS" "Notes": "Layer B.Paste" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Paste" "Notes": "Layer B.Cu" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Mask" "Notes": "Layer B.Cu" "Notes": "Layer B.Cu" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.Paste" "Notes": "Layer B.Mask" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: .
- 0.707116 0.707098 vertex -0.4 3.09564.
- Package 2x3mm body, pitch 0.5mm (http://www.analog.com/media/en/package-pcb-resources/package/56702234806764cp_24_3.pdf, http://www.analog.com/media/en/technical-documentation/data-sheets/ADL5801.pdf.
- Ball, 22x22 Layout, 0.8mm Pitch, https://www.st.com/resource/en/datasheet/stm32h7b3ri.pdf ST.
- Normal -2.885414e-002 -9.995837e-001 0.000000e+000 vertex.