3
1
Back

SPST switch to disable clock (pause). - SPST switch to adjust CV output range, switch between 5v and 2.5v max. One per step, to enable/disable gate per step. (10 - One potentiometer for internal clock rate. Arrasta Playbook REP: repique CAX: caixa MSD: mid surdo BSD: back surdo (L for low, H for high)

R/L
Accented note (right/left hand suggested)
r/l
Quieter, unaccented note
*
A trill, generally three very fast notes on repique/caixa, two or three for surdos Add schematic, start on PCB with exploratory 8hp layout b1fcba1e78f37669542b35a3e32a5257c5c0240c 531ebcae92ad8ad00635060e3583259ee13cc12b 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be New Pull Request