3
1
Back

Panel.kicad_pro 4ee6887723 Add some perfboard sections, power headers, teardrops From 9e7b04561b8893062b3378503805ddd100c7260f Mon Sep 17 00:00:00 2001 Subject: [PATCH] More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Netlist files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File Merge pull request synth_mages/MK_VCO#5 Add jlc constraints DRC; replace order number text replaces FIREBALL mask/etch with silkscreen Latest commits for file Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Adding SynthMages footprint library merged pull request 'Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB Added hard sync input. CV in to pause the sequence. Seven-segment display. Can be done, but requires a lot of wiring and increases risk of noise on power rails. Things best left to external modules: - CV-controlled CV offset module - add a voltage to trigger a second sequencer's run, which then re-triggers the first. - Trigger out - GATE out // cv switch // Note: don't mess with them. // this gets added to the Licensor shall be.

New Pull Request