Labels Milestones
Back# Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Latest commits for file Schematics/shaek_try_1.diy Add kicad schematic, some diylc noodling 4d47ea2710 Initial stab at a 10-step panel layout ideas Experimenting.
New Pull Request