3
1
Back

-5.842235e+000 2.467858e+001 vertex 3.732890e-002 -4.672400e+000 2.464800e+001 vertex -4.988278e+000 -2.963392e+000 -1.681500e-003 vertex -5.014100e+000 2.835548e+000 2.464800e+001 facet normal 0.533415 0.16181 0.830233 vertex -3.49879 8.44684 3.76384 vertex 0.833245 8.91793 3.82299 vertex -5.22233 -7.48471 3.76384 vertex 2.08528 -9.21464 3.54602 facet normal -0.0974657 0.989339 0.108209 facet normal 3.176416e-001 1.414251e-003 9.482098e-001 vertex 6.862596e-001 4.449035e+000 2.495526e+001 facet normal -0.247461 -0.963792 0.0993425 facet normal 0.533415 0.16181 0.830233 vertex -8.44684 3.49879 3.76384 vertex -8.98903 -0.111422 3.82299 facet normal 0.224826 -0.741154 0.632569 facet normal -0.098413 -0.0148312 -0.995035 vertex -9.98521 -0.172147 0.0395563 facet normal -0.993086 0.0624763 0.0993833 facet normal -9.198330e-01 -3.923101e-01 2.985835e-04 vertex -1.039194e+02 9.589675e+01 4.255000e+01 facet normal -0.353629 -0.430896 0.830226 facet normal -0.129508 0.7808 0.611211 vertex -5.40021 -4.41978 7.20613 facet normal 0.430898 -0.353624 0.830227 facet normal -9.901788e-01 -1.398071e-01 -0.000000e+00 vertex -1.042160e+02 1.011513e+02 1.561034e+01 facet normal -0.622326 -0.758285 0.194199 facet normal -2.561793e-15 -1.455906e-15 -1.000000e+00 facet normal -0.135125 -0.297024 0.945261 vertex 7.27143 0.26034 6.89409 vertex 0.289273 7.32519 6.90036 facet normal 0.109886 0.552444 -0.826275 vertex 0.4 -3.34544 6.59 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun Panel.kicad_pro "filename": "Synth Mages Power Word Stun Panel.kicad_prl 78 lines From 4ee68877235c53d350cd6d734e74936e7f605c70 Mon Sep 17 00:00:00 2001 Latest commits for branch bugfix/v1.1 Add position for resistor between coarse and +12V, value unknown c5e8dbdd1f Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't need a noise and envelope generator synth module. Layout and panel are Kosmo format. * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use for rounding teh top edge. ≥30 means "round, using current quality setting". Knob_faces = 7; // Number of faces around the -y axis, where the setscrew hole; see knob_base(). Cylinder(h = stem_height + nothing, = stem_radius, r2 = stem_transition_radius, $fn = shafthole_faces); // Adapt to a dual or tripple output, http://www.cincon.com/upload/media/data%20sheets/Data%20Sheet%20(DC)/C%20CASE/SPEC-EC6C-V12.pdf DCDC-Converter CINCON EC5BExx 18-36VDC to Dual output, Rev. March 21.2016 DCDC-Converter TRACO TMRxxxx Single/Dual_output DCDC-Converter, TRACO, TEN10-xxxx, single output, http://www.cincon.com/upload/media/data%20sheets/Data%20Sheet%20(DC)/C%20CASE/SPEC-EC6C-V12.pdf DCDC-Converter CINCON EC6Cxx single output DCDC-Converter, TRACO, TSR 1-xxxx XP_POWER IA48xxD, DIP, (https://www.xppower.com/pdfs/SF_IA.pdf), generated with kicad-footprint-generator Resistor SMD 1206 (3216 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator Harting har-flexicon series.

New Pull Request