3
1
Back

From precadsrprecadsr to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs created pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF Features already done: Internal clock with manual control. - Clock In - ~27K to U3-8? No, transistors maybe activate? - Clock Out - 1K to TP5 Latest commits for file Images/loop.png d8deca9307 Delete '3D Printing/AD&D 1e spell.

New Pull Request