synth_tools

Back

Double Pole Single Throw (SPST) switch, temperature dependent Schematics/SynthMages.pretty/Switch.lib Normal file View File Hardware/PCB/precadsr_Gerbers/precadsr-B_Mask.gbr Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.sch Normal file View File 3D Printing/Pot_Knobs/Knob_Factory.scad Executable file View File Schematics/notes.txt Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_Paste.gbr Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Pcbnew) *.dsn *.ses Latest commits for branch bugfix/10hp Am totally not using git correctly More experimentation with panel alignment before printing Latest commits for file Panels/FireballSpellVertSmall.png From bacdac34d747275148c56e8293dc209c2e326fe4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] updated README.md updated C14 footprint, traces, groundplane updated C14 footprint, traces, groundplane 82024e96c9b263a83b6caf715e8607e9cf1b7d77 updated README.md 8fe829edc2a52299443ce1d2193e2aa04d060c17 From b22080a808f5ee5eddd0b607f432f7fa2c4fb139 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Organize Futura Heavy BT.ttf | Bin 0 -> 86371 bytes rename 3D Printing/{ => Cases}/6u_wing_v1.scad | 0 Schematics/MK_Schematic.png | Bin 0 -> 11692 bytes { "board": { updates to rev 2 beta by adding +5V, and both trigger/gate and CV routing # Precision ADSR with retriggering and looping Binary files /dev/null and b/Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf differ eea453f1ee Go to file d952ec97f3 Merge issues to be +1mm between legs -- Don't put R8 so close to R26 -- D36/R47 too close Testing before powering up: Clock In - ~27K to U3-8? No, transistors maybe activate? - Clock rate (B100k) (not sure yet which 2 pins diameter 5.0mm z-position of.

New Pull Request

Labels Milestones