3
1
Back

L1/L2" "Notes": "Layer B.Cu" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; FORMAT={-:-/ absolute / inch / decimal} Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.gbrjob Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod Normal file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png a924f97182 Minor layout tweaks Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 36336 -> 0 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Add VCA shaek layout Add VCA shaek layout These branches are equal. From c58f541d7e93b3fa0676ab29736db865cc42ef96 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Delete '3D Printing/Panels/BLADE BARRIER.png' 3D Printing/Panels/BLADE BARRIER.png | Bin 10174 -> 0 bytes From 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add notes about UX component wiring 9f9f6acf76f746b4755da71c07bb656091774052 SMT updates Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from bugfix/10hp into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 From d8eca8dc7ee0c083143ca1478ae7c1277063e5c9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs Checkpoint after tweaking footprints some more, starting over at 14hp cd18ed43dc Added hard sync input. CV in to pause the clock 01bb4964a6 Add CV (and knob) controlled glide to schematic Add circuit blocks to kick drum schematic From 19116ba39d14e11d59f76e189ece62a6a9ce8cae Mon Sep 17 00:00:00 2001 Subject: [PATCH] Notes from MK's PCB livestream 3afa35e4b1 PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces }, More tweaks after pro review More tweaks after pro review Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines.

New Pull Request