synth_tools

Back

3.838306e-003 2.430267e-001 facet normal 0.0570302 0.0726013 0.995729 facet normal -6.268041e-16 -4.480577e-15 1.000000e+00 facet normal -0.368707 -0.924221 0.0993544 facet normal 9.460989e-001 3.238778e-001 0.000000e+000 facet normal -0.552085 -0.110591 -0.826421 vertex 2.89821 0.0265122 18.9317 facet normal -0.995186 0.0980045 0 vertex -8.31492 -3.44415 3 vertex 1.75581 -8.82707 4.51215 facet normal 0.940719 -0.33181 -0.0703594 facet normal 0.365098 0.683048 0.632574 vertex 7.27387 -4.86024 5.33536 facet normal 0.262766 0.491602 0.83023 facet normal -0.528205 0.643699 0.553761 facet normal 2.667000e-15 -5.594572e-15 1.000000e+00 facet normal -0.555571 -0.831469 0 facet normal -0.0218118 0.172865 0.984704 vertex -4.97515 5.38424 6.90036 facet normal 0.0822608 -0.0821747 0.993217 vertex 5.16563 5.29418 6.86711 facet normal 0.468635 0.876739 0.108209 facet normal 9.987541e-01 0.000000e+00 4.990224e-02 vertex -1.094227e+02 9.665134e+01 7.312023e+00 vertex -1.094227e+02 9.665134e+01 1.090773e+01 vertex -1.094117e+02 9.665134e+01 1.068833e+01 vertex -1.094227e+02 9.715134e+01 6.160168e+00 vertex -1.094227e+02 9.665134e+01 6.160168e+00 vertex -1.092005e+02 9.725134e+01 6.037139e+00 facet normal 0.237813 -0.388084 0.890413 facet normal 9.286611e-01 4.719780e-04 -3.709291e-01 vertex -9.041368e+01 1.006749e+02 1.197185e+01 facet normal 2.129177e-001 -3.650208e-001 9.063255e-001 facet normal -0.630682 0.768461 0.108208 facet normal -0.995185 0.0980112 8.10094e-06 facet normal -0.382459 -0.447822 0.808195 vertex 5.58228 1.18228 19.1916 vertex 5.49111 -0.55595 18.9636 vertex 3.68021 0.990711 18.9636 vertex 2.74859 -0.261558 19.1916 facet normal 0.555731 0.831362 -3.10615e-07 vertex -1.32612 -3.15398 6.59 vertex -2.8149 1.17038 6.59 vertex 0 10.1904 0 0 Yet more ways of pulling comics, alt text and salient bits of blogs into Tiny Tiny RSS entries. # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *.kicad_prl *.kicad_pro *.rules *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes.

New Pull Request

Labels Milestones