synth_tools

Back

_comics/init.php 483 lines From a3d4f2b82eccdd8d29ef9e5db4743697c1bc34dd Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 120 Fireball/fp-info-cache | 9 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod create mode 100644 3D Printing/AD&D 1e spell names in .../Panels/BLADE BARRIER.png | Bin 0 -> 11692 bytes 3D Printing/Rails/36hp_outie.stl create mode 100644 Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-B_SilkS.gbr create mode 100644 Fireball/Fireball.kicad_pcb create mode 100644 MIXER.diy create mode 100644 .gitattributes Latest commits for file Images/precadsr-panel.png master PSU/Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 .../Panels/FIREBALL VCO.png | Bin 0 -> 11692 bytes { "board": { More tweaks after pro review Fireball/Fireball.kicad_pro | 6 From f51b7b97734e404127fa5d5d263acbfd66f116e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Bring in diylc and openscad design 77735c00cc3285131373f5cfc61b82eab5963d12 2cddc4d62d38c9e1b69839f92a19e7915eecbceb 5ff3077e8252367b7eceb0b21b0803904b695d42 Fix sr2 blue 2cddc4d62d formatting caixa bits formatting caixa bits c9e81f0cc6 Image of caxia score caixa_sr1.png | Bin 0 -> 193665 bytes Images/precadsr-panel.png | Bin 12724 -> 0 bytes 6f5ee76aea tracks the ratsnest and compactifies the power subsystem adds front panel 24ca7abc85681936397a2802c8155420fcaf679c updated C14 footprint, traces, groundplane updated C14 footprint, traces, groundplane master PSU/Synth Mages Power Word Stun.kicad_prl Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail.stl Executable file View File main precadsr/.gitignore 58 lines # Temporary files fp-info-cache # Netlist files (exported from Pcbnew) Initial version *.dsn *.ses New KiCad version; non Al panel Gerbers # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File Images/IMG_6777.JPG Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-art.kicad_mod Normal file View File Images/PXL_20210831_000949090.jpg Normal file View File Panels/title_test_36.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pro Normal file View File 3D Printing/Pot_Knobs/repere_v3.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill1mm.kicad_mod Normal file Unescape Schematics/SynthMages.pretty/eurorack_rail_hole.kicad_mod Normal file Unescape // testing futura vs quentincaps in F6 rendering label_font_size = 5; height_of_cylinder_indentations = 12; // Number of faces around the knob? Knurled = 1; // [0:Flat, 1:Recessed, 2:Dome] // Do you want the ring. // The number of pins: 12; pin pitch: 7.62mm; Angled; threaded flange; footprint includes mount.

New Pull Request

Labels Milestones