3
1
Back

Scaling algorithm and parameters to be fixed elsewhere Schematics/Enlarge/Enlarge.kicad_sch | 206 Update README.md 3e868f13c4dc33c20ca33a0cc8f51c9d63e1c081 updated C14 footprint, traces, groundplane updated C5 footprint & tracing; schematic annotation updates the potentiometer pads and thermal vias; see section 7.4 of http://www.st.com/resource/en/datasheet/stm32f071v8.pdf WLCSP-63, 7x9 raster, 3.228x4.164mm package, pitch 0.4mm; https://www.latticesemi.com/view_document?document_id=213 UFBGA-15, 4x4, 3x3mm package, pitch 0.5mm; see section 7.4 of http://www.st.com/resource/en/datasheet/DM00366448.pdf WLCSP-168, 12x14 raster, 4.891x5.692mm package, pitch 0.4mm; see section 7.8 of http://www.st.com/resource/en/datasheet/DM00387108.pdf Texas Instruments, DSBGA, 1.5195x1.5195x0.600mm, 8 ball 3x3 area grid, NSMD pad definition Appendix A BGA.

New Pull Request