synth_tools

Back

Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-MaskBottom.gbs Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/drill_report.rpt Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text main MK_VCO/Panels/luther_triangle_vco_ .scad 283 lines.

8.191569e-001 3.647170e-003 5.735579e-001 facet normal 0.260575 0.962886 0.07036.
0 0.0491305 facet normal.
Vertex -9.918118e-002 5.624815e+000 2.496000e+001 vertex 5.326315e+000 1.930454e+000 1.747200e+001.
0.95687 0.29027 -0.0119312 facet.

New Pull Request

Labels Milestones