Labels Milestones
BackAnd b/Images/PXL_20210831_004139245.jpg differ Images/befaco_vcadsr.png Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes_NPTH.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Switch_Hole_NPTH.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Single_Vertical.kicad_mod Normal file View File 3D Printing/Cases/Eurorack Modular Case/DSC03766.JPG Executable file View File From 744b72ef7e0d94fccfae99ec3cb3514981ac4616 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Move LED resistors From d81094c64ef3dbd9cdcdc0341bc85fcc9deb080e Mon Sep 17 00:00:00 2001 Subject: [PATCH] traces added but maybe won't keep Fireball/Fireball.kicad_prl | 75 .../Unseen Servant/Unseen Servant.kicad_pro | 2 pin Molex connector 2.54 mm spacing D 2 pin Molex connector | | | | | Tayda | A-827 | | | | | | Tayda | A-1531 or A-557 | synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin)" (version 20221018) (generator pcbnew min_thickness 0.254) (filled_areas_thickness no From 32ded0979b3a28a6950eb6a371cc2ef88606b4ff Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with on-board components hard_sync traces added but maybe won't keep Fireball/Fireball.kicad_prl | 2 | 4.7k | Resistor | | 4 Schematics/LUTHERS_VCO.diy Executable file View File 3D Printing/Pot_Knobs/repere_v3.stl Normal file View File 3D Printing/Pot_Knobs/Pot2.STL Executable file View File 3D Printing/Pot_Knobs/Pot1.STL Executable file View File Schematics/Rampage_V1_4_Sch.pdf Normal file Unescape Hardware/PCB/precadsr/precadsr.pro Normal file Unescape Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Mounting_Hole.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Panels/luther_triangle_vco_quentin_v3.scad From 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add comments and graphics symbols to schematics Merge pull request 'new_footprints' (#5) from new_footprints into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout Start of LM13700 version to see why 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be More SR1 notation main master PSU/Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines Latest commits for branch bugfix/v1.1 Add position for resistor between coarse and +12V, value unknown Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it Add the label font size to 9mm and align it precisely for.
New Pull Request