synth_tools

Back

Beta by adding +5V, and both trigger/gate and CV routing updates to rev 2 beta edits README.md file Latest commits for branch pcb_finalization re-re-remove the mysterious extra trace f33ea6a168 Add scad for v3.2 f33ea6a168329cd0061e01c376cbd377f46ddc60 @circuitlocution.com created pull request 'Finish schematic, add PDF Features already done: Internal clock with manual control. Sequencer cascading to trigger a second sequencer's run, which then re-triggers the first. More feature ideas: Trigger out - CLK out - Gate out (could normal to TP10, optional 2x Toggle Switches, 3pin: - CV Range - Once/Cont 11 Toggle Switches, 3pin: 11 Toggle Switches, 2pin: - reset Pots, 3-pin: - Glide attenuator (B10k) (join two left pins from below Clock rate goes down when resistance goes up, opposite to expectation. C1 is too small for film; is film needed? - Smaller cap (476nF?) for C1 - Ceramic 104s for C10, C14, might be fine, might introduce intermittents - Don't put R8 so close to R26 D36/R47 too close From 812d609d12a788e600a582b2b6e7494f6d2b0728 Mon Sep 17 00:00:00 2001 Subject: [PATCH] updates to rev 2 beta by adding +5V, and both trigger/gate and CV lines? **UI:** - 3 5mm LEDs -Consider: 1 simple on/off switch/button/knob/etc. Latest commits for file Schematics/Dual_VCA_with_cv2_OTA.diy Start of LM13700 version to see why main *-backups Forget (and ignore) fp-info-cache file as it is machine-specific data Merge pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from pcb_finalization into main afea9d5a2c Final revision; added custom DRC as project file ad96459571a569a983e452184e49702fe8779c4e Merge pull request 'pcb_finalization' (#1) from pcb_finalization into main created pull request 'pcb_finalization' (#1) from bugfix/10hp into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 Merge pull request 'Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 75 0 0 Y N 1 F N DEF Synth_power_2x5_passive J 0 40 Y N 1 F N DEF power_GND #PWR 0 0 Y N 1 F N DEF SW_Push_Lamp SW 0 0 vertex 0.388301 10.1521 0 facet normal 0.990927 -0 0.134403 facet normal 9.319656e-01 3.436841e-03 3.625305e-01 vertex -1.092887e+02 9.695134e+01 1.001113e+01 vertex -1.092681e+02 9.725134e+01 9.961018e+00 facet normal -9.614031e-001 -3.839567e-003 2.751171e-001 vertex 4.034687e+000 2.310470e+000 2.473857e+001 facet normal -1.876690e-15 2.158511e-16 -1.000000e+00 facet normal 1.331864e-01 -3.643072e-03 9.910843e-01 vertex -1.060587e+02 9.725134e+01 1.149903e+01 vertex -1.053382e+02 9.725134e+01 1.123243e+01 vertex -1.052860e+02 9.695134e+01 1.116489e+01 facet normal 0.491592 -0.262761 0.830237 facet normal -9.964601e-01 -8.406740e-02 0.000000e+00 facet normal -0.608839 0.18469 0.771495 vertex -1.6703 -8.39715 5.56266 facet normal -9.104766e-01 1.574261e-03 -4.135575e-01 facet normal 3.018998e-15 -5.520364e-15 1.000000e+00 facet normal -0.000105909 -0.956911 -0.290382 vertex.

New Pull Request

Labels Milestones