3
1
Back

Exact configuration TBD. One SPDT switch per step, to enable/disable gate per step. (10 - CLOCK in RESET / CASCADE out - Gate out (could normal to TP10, optional Once/Cont 11 Toggle Switches, 3pin: - CV in to pause the clock rate? Possible in the span of the Derivative Works, in at least three years, to.

New Pull Request