3
1
Back

Outline package; 28 leads; body width 3.9 mm; lead pitch 0.635; (see NXP SSOP-TSSOP-VSO-REFLOW.pdf and sot369-1_po.pdf SSOP, 16 Pin (http://www.ti.com/lit/ds/symlink/drv8801.pdf#page=31 MO-220 variation VJJD-2), generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 52 Pin (JEDEC MS-013AD, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_wide-rw/RW_24.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py TQFN, 32 Pin (http://www.issi.com/WW/pdf/61-64C5128AL.pdf.

New Pull Request