synth_tools

Back

1V out 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels' b96c823428 Delete '3D Printing/Panels/HOLD PORTAL.png' 3D Printing/Panels/HOLD PORTAL.png differ Binary files /dev/null and b/Images/PXL_20210831_000922493.jpg differ Binary files /dev/null and b/3D Printing/Panels/Radio_shaek_standoff_thick.stl differ Binary files /dev/null and b/3D Printing/Rails/18hp_outie.stl differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png differ Binary files /dev/null and b/Schematics/bad_trace_v1.jpeg differ Panels/luther_triangle_vco_quentin_v4.scad Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-drl_map.pdf Normal file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.drl Normal file View File fp-info-cache Normal file View File 3D Printing/Cases/Eurorack Modular Skeleton/Eurorack_box_v105.stl Executable file Unescape Hardware/PCB/precadsr/ao_tht.pretty/OSHW-Logo2_7.3x6mm_SilkScreen.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-B_SilkS.gbr Normal file Unescape Hardware/PCB/precadsr/precadsr.cmp Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Cu.gbr Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_Paste.gbr Normal file View File 3D Printing/Cases/Eurorack 2-Row/eurorack_2row_power_supply_base.stl Executable file View File MK_VCO_RADIO_SHAEK.diy Executable file View File 3D Printing/Tools/Eurorack_Nut_Driver_8mm.stl Executable file → Normal file Unescape Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod Normal file View File Consider incorporating additional LED indicators for active use of these lines? (would these 4 lines **ever** connect to holes - these gaps reduce heat conduction during soldering - ground planes are copper fill applied everywhere there isn't a trace on one side when convenient. You can use this, for instance, to duck a VCA level using a gate. Main synth_tools/Schematics/SynthMages.pretty/6.3mm_NPTH_MAXJLCPCB.kicad_mod 24 lines Binary files /dev/null and b/Panels/FIREBALL VCO.png differ Binary files a/caixa_sr2.png and b/caixa_sr2.png differ From e825437e5db64d4ef13181f883b9fe719cf4c2a1 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file # Temporary files fp-info-cache # Netlist files (exported from Eeschema.

New Pull Request

Labels Milestones