3
1
Back

FT256 FTG256 Spartan-7 BGA, 14x14 grid, 15x15mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=262, NSMD pad definition Appendix A Virtex-7 BGA, 42x42 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=277, https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=296, https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=91, NSMD pad definition Appendix A BGA 1924 1 FF1926 FFG1926 FF1927 FFG1927 FFV1927 FF1928 FFG1928 FF1930 FFG1930 Virtex-7 BGA, 44x44 grid, 45x45mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition Appendix A BGA 400 0.8 CLG400 CL400 Zynq-7000 BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf#page=95, NSMD pad definition Appendix A BGA 324 0.8 CS325 CSG235 Spartan-7 BGA, 22x22 grid, 23x23mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=297, NSMD pad definition Appendix A BGA 225 0.8 CSGA225 Spartan-7 BGA, 14x14 grid, 8x8mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32f051t8.pdf WLCSP-36, 6x6 raster, 2.605x2.703mm package, pitch 0.35mm; https://datasheets.maximintegrated.com/en/ds/MAX40200.pdf WLP-9, 1.448x1.468mm, 9 Ball, 3x3 Layout, 0.4mm Pitch, YFF0006, NSMD pad definition (http://www.ti.com/lit/ds/symlink/opa330.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments EUK 7 Pin (https://b2b-api.panasonic.eu/file_stream/pids/fileversion/2787), generated with kicad-footprint-generator Hirose FH12, FFC/FPC connector, FH12-18S-0.5SH, 18 Pins per row (https://www.molex.com/pdm_docs/sd/022057045_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py SOIC, 14 Pin (https://www.ti.com/lit/ds/symlink/tpd6e05u06.pdf#page=28), generated with kicad-footprint-generator ipc_noLead_generator.py 20-Lead Frame Chip Scale Package - 6x8x0.9mm Body (https://www.microsemi.com/document-portal/doc_download/131677-pd70224-data-sheet Mini Circuits Case style FG (https://ww2.minicircuits.com/case_style/FG873.pdf LQFN, 48 Pin (http://www.st.com/resource/en/datasheet/stm32f042k6.pdf#page=94), generated with kicad-footprint-generator connector JST ZE series connector, B18B-PUDSS (http://www.jst-mfg.com/product/pdf/eng/ePUD.pdf), generated with kicad-footprint-generator Samtec HLE .100" Tiger Beam Cost-effective Single Beam Socket Strip, HLE-128-02-xxx-DV-A, 28 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf), generated with kicad-footprint-generator connector Molex Micro-Latch top entry Molex SlimStack Fine-Pitch SMT Board-to-Board Connectors, 53748-0608, 60 Pins (http://www.molex.com/pdm_docs/sd/555600207_sd.pdf), generated with kicad-footprint-generator Molex PicoBlade series connector, B3P-VH-B (http://www.jst-mfg.com/product/pdf/eng/eVH.pdf), generated with kicad-footprint-generator connector JST LEA series connector, B04B-ZESK-1D, with boss (http://www.jst-mfg.com/product/pdf/eng/eXH.pdf), generated with kicad-footprint-generator Molex 734 Male header (for PCBs); Straight solder pin 1 https://www.wolfspeed.com/media/downloads/87/CSD01060.pdf TO-252 / DPAK SMD package, http://www.infineon.com/cms/en/product/packages/PG-TO263/PG-TO263-3-1/ D2PAK DDPAK TO-263 D2PAK-3 TO-263-3 SOT-404 TO-263 / D2PAK / DDPAK SMD package, http://www.infineon.com/cms/en/product/packages/PG-TO252/PG-TO252-5-11/ TO-263/D2PAK/DDPAK SMD package, http://www.ti.com/lit/ml/mmsf024/mmsf024.pdf DCK R-PDSO-G5, JEDEC MO-203C Var AA, https://www.ti.com/lit/ds/symlink/tmp20.pdf#page=23 R-PDSO-N5, DRL, JEDEC MO-293B Var UAAD-1, https://www.ti.com/lit/ml/mpds158d/mpds158d.pdf R-PDSO-N6, DRL, similar to SR2 "lite" and was really popular a couple years ago de Miranda width = 36; // [1:1:84] working_increment = working_height / 5; out_row_1 = v_margin+12; Experimenting with more panel layout ideas Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin typeface Created by editing arbitrary text (using size = 200) at: https://www.myfonts.com/collections/quentin-font-urw?tab=individualStyles 3bfacc0b86 Add main pdf UI: 11 potentiometers 11 SPDT switches 13 SPDT switches Subject: [PATCH 06/18] tracks the ratsnest and compactifies the power subsystem footprint "Perfboard_2x12" (version 20221018) (generator pcbnew From 9e737342d7e56a91174c28b715d1c4beaf83a3b9 Mon Sep 17 00:00:00 2001 .../Panels/MIRROR.

New Pull Request