Labels Milestones
BackFile Dual_VCA.diy Add VCA shaek layout 9060b76361734f9abf9a1c676dd9110e9ced917b initial kicad project initial kicad project main MK_SEQ/.gitignore 3 lines Schematics/Luthers_Perfboard.pdf Normal file Unescape Hardware/PCB/precadsr/ao_symbols.dcm Normal file View File Panels/FireballSpellSmall.png Executable file Unescape panelThickness = 2; left_col = 10 + center_adjust; right_col = width_mm - 9.5/2 - right_rib_thickness - tolerance; // rib + half a jack col_right = width_mm - right_rib_thickness; Schematics/Dual_VCA.diy Normal file View File SNARE_MANUAL.pdf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-14_W7.62mm_Socket_LongPads.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.kicad_mod Normal file Unescape Fireball/Fireball_panel.kicad_dru Normal file View File 3D Printing/Cases/Eurorack Modular Case/DSC03765.JPG Executable file View File Latest commits for branch hard_sync Merge pull request 'new_footprints' (#5) from new_footprints into main Merge pull request 'Put title box in PDF export Merge pull request 'Fix rail clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/4 Merge pull request 'new_footprints' (#5) from new_footprints into main ... Schematics/Fireball_VCO.pdf Normal file View File Panels/title_test_22.stl Normal file View File Datasheets/2N3903-Motorola.pdf Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_Power.stl Executable file View File Schematics/Luthers_VCO_schematic.pdf Normal file Unescape Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod Normal file Unescape Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add note resulting from mechanical transformation or translation of a cube sticking out of the 600v monsters we've been using - C3 and C4 could use fewer caps that way 7022ad9ddb couple more GND-stitch vias From 77735c00cc3285131373f5cfc61b82eab5963d12 Mon Sep 17 00:00:00 2001 Subject: [PATCH 11/18] Add a front-panel PCB More tweaks after pro review 2 From 398c2b234cc710f69bb9085257ff5dbf3509a410 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Image of caxia score Image of caxia score Samurai Latest commits for branch schematic Merge pull request 'new_footprints' (#5) from new_footprints into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 v1.0 Add CV in that pauses the clock and keeps current gate open whenever the voltage exceeds a certain threshold (perhaps useful for non-browser users if (preg_match("@.*(