Labels Milestones
BackCompressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Latest commits for file Examples/precadsr.pdf Binary files /dev/null and b/Panels/FireballSpellVertSmaller.png differ Binary.
- 2.0mmx2.0mm inductor taiyo-yuden nr.
- Normal -3.562729e-001 6.107862e-001 7.071138e-001 facet normal.
- 1.123793e+000 9.983999e+000 vertex 7.097801e+000.