synth_tools

Back

100nF | Ceramic capacitor | | | | | | | R24, R26, R28 | 4 Docs/precadsr_bom.md | 45 Hardware/PCB/precadsr/precadsr.net | 147 Hardware/PCB/precadsr/precadsr.pro | 22 Hardware/PCB/precadsr/precadsr.sch | 247 (40 Dwgs.User user (41 Cmts.User user (42 Eco1.User user hide (0 "F.Cu" signal (31 B.Cu signal (32 B.Adhes user (33 F.Adhes user (34 B.Paste user (35 F.Paste user hide (35 F.Paste user hide (48 B.Fab user hide From 5a4d5850276107dae545a96ba13aec19af1bdbba Mon Sep 17 00:00:00 2001 Subject: [PATCH] Merge issues to be +1mm between legs - Trim 5mm from vertical for both panels, to make fitting inside a case easier. Or 10mm if it can fit; losing the bodge area. Outs: Clock Out - 1K to U2-14 - Casc out 2x Toggle Switches, 2pin: - all step switches (all go to same bus 2x Pushbutton switches, all 2pin: - step - reset Pots, 3-pin: - Glide attenuator (B10k) (join two left pins from below) Pots, 2-pin: Glide, manual (A100k) (two left pins, from below) Pots, 2-pin: - Glide, manual (A100k) (two left pins, from below) - Clock In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - Diode from rotary pin 13 - CV Out - 1K to TP5 Gate Out - 1K to U3-7 From dcaec240831d28b722a7d7988287c76a1461e439 Mon Sep 17 00:00:00 2001 Subject: [PATCH] KiCad 6, update symbols Hardware/PCB/precadsr/potsetc.kicad_sch | 1960 Hardware/PCB/precadsr/potsetc.sch | 84 Hardware/PCB/precadsr/precadsr.sch | 1954 82024e96c9 Go to file 6523065365 updates the potentiometer pads and trace routing to de-bodge the pots. D5bfb6e27b 's notes on updating the fireball for rev 2 beta by adding +5V, and both trigger/gate and CV routing Latest commits for branch corrected_silkscreen updated README.md 32ece2d681b26731bad50902587b988d6a79e43e updated README.md 8fe829edc2a52299443ce1d2193e2aa04d060c17 From b22080a808f5ee5eddd0b607f432f7fa2c4fb139 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Optional capacitor socket # Temporary files *.000 *.bak Initial version *.dsn *.ses Latest commits for file Images/befaco_vcadsr.png Add befaco image for inspo Images/befaco_vcadsr.png | Bin 11930 -> 0 bytes main MK_SEQ/Schematics/schematic_bugs_v1.md 48 lines main VCA/Schematics/Dual_VCA.diy 8460 lines From 1aa48a179aa2fb0f2688991cbdf145da4cfe15db Mon Sep 17 00:00:00 2001 .../Panels/MIRROR IMAGE.png | Bin 69774 -> 0 bytes Binary.

New Pull Request

Labels Milestones