3
1
Back

-4.485935e-15 1.000000e+00 facet normal -0.0647447 0.0692189 0.995498 facet normal -0.248691 -0.968583 -0 vertex -0.927051 -2.85317 9.999 facet normal 0.247485 0.963789 0.0993099 facet normal 0.0100577 0.00636613 0.999929 vertex -7.01486 3.85645 19.9497 facet normal 0.594612 0.488851 -0.638327 facet normal 0.533415 0.16181 0.830233 vertex -3.49879 -8.44684 3.76384 facet normal -9.527799e-01 3.036605e-01 8.491612e-04 vertex -9.047268e+01 9.691026e+01 2.655000e+01 facet normal -0.0819588 -0.0819349 -0.993262 vertex 2.97557 -4.24331 21.7998 facet normal 0.00987306 0.15155 0.9884 vertex -0.221399 7.2243 6.88859 facet normal 0.0817537 -0.0820584 -0.993269 facet normal -4.454752e-15 -1.000000e+00 -8.623081e-14 facet normal 6.788761e-001 7.342528e-001 -0.000000e+000 vertex 5.609102e+000 8.483483e-001 2.496000e+001 vertex 5.444320e+000 -1.646057e+000 9.983999e+000 vertex 5.197721e+000 4.781580e+000 1.747200e+001 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use your choice of sitching hardware). Consider aesthetics and prcticality of stand-offs from front panel. - Current design uses six IDC 2×8 connectors with 4 unused pins if supplying power, but not necessary for voltage clearance (UCC256301, https://www.ti.com/lit/ds/symlink/ucc256301.pdf SOIC, 14 Pin (JEDEC MO-153 Var FE https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator Soldered wire connection with double feed through strain relief, for a single 2.5 mm² wires, basic insulation, conductor diameter 0.65mm, outer diameter 2.3mm, size source Multi-Contact FLEXI-xV 2.0 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius.

New Pull Request