3
1
Back

Lines 2bd01a1ff2 Add schematic, start on PCB with exploratory 8hp layout Add VCA shaek layout 4c5e03f875 re-re-remove the mysterious extra trace Added schmancy pcb for v1 build Latest commits for file SR 1.pdf Normal file Unescape Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod Normal file Unescape "Name": "Top Solder Paste" "Name": "Top Silk Screen" "Name": "Top Solder Mask" "Notes": "Type: dielectric layer 1 (from F.Cu to.

New Pull Request