3
1
Back

Fp-info-cache # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added input resistor for sync; placed everything on PCB with exploratory 8hp layout Bring in diylc and openscad design Bring in diylc and openscad design Panels/dual_vca.scad | 393 create mode 100644 Panels/luther_triangle_vco_quentin_v3_only_art.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/CP_Radial_D6.3mm_P2.50mm.kicad_mod create mode 100644 Schematics/Enlarge/Enlarge.kicad_pro main precadsr/LICENSE 122 lines main MK_SEQ/Schematics/notes.txt 35 lines Latest commits for file Panels/FireballSpell_Large_bw.png.svg Latest commits for file Images/retrigger.png Latest commits for file Schematics/SynthMages.pretty/Micro SPDT.

New Pull Request