3
1
Back

Dot13 W1 L2 <-- CV In Latest commits for file Images/capsocket.png b554ec2138 Add footprint items for panel holes; separate panel and pcb into different files Add a front-panel PCB "net_color_mode": 1, "opacity": { More tweaks after pro review }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "specctra_dsn": "", "step": "", "vrml": "" }, "schematic": { "annotate_start_num": 0, "drawing": { More tweaks after pro review More tweaks after pro review "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces }, More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those 972e45fb78 Go to file From 33729ec97f6dd2ed68c4ca06088ce0b21651948d Mon.

New Pull Request