synth_tools

Back

BGA, 34x34 grid, 35x35mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=305, NSMD pad definition Appendix A BGA 484 1 FG484 FGG484 Artix-7 BGA, 26x26 grid, 27x27mm package, 1mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=269, NSMD pad definition (http://www.ti.com/lit/ds/symlink/ts5a3159a.pdf Texas Instruments DSBGA BGA YZR0009 Texas Instruments, DSBGA, area grid, YZR pad definition (http://www.ti.com/lit/ml/mpbg674/mpbg674.pdf, http://www.ti.com/lit/wp/ssyz015b/ssyz015b.pdf UCBGA-36, 6x6 raster, 2.553x2.579mm package, pitch 0.65mm VFBGA-86, 6.0x6.0mm, 86 Ball, 10x10 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32l4p5ve.pdf ST WLCSP-115, ST die ID 468, 3.15x3.13mm, 49 Ball, 7x7 Layout, 0.4mm Pitch, https://assets.nexperia.com/documents/data-sheet/PCMFXUSB3S_SER.pdf ST WLCSP-18, ST Die ID 466, 1.86x2.14mm, 18 Ball, X-staggered 13x8 Layout, 0.4mm Pitch, https://assets.nexperia.com/documents/data-sheet/PCMFXUSB3S_SER.pdf ST WLCSP-18, ST Die ID 466, 1.86x2.14mm, 18 Ball, X-staggered 21x11 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g431c6.pdf ST WLCSP-49, ST die ID 469, 4.02x4.27mm, 81 Ball, 9x9 Layout, 0.4mm Pitch, https://www.ti.com/lit/gpn/ina234 Texas Instruments, DSBGA, 3.33x3.488x0.625mm, 49 ball 7x7 area grid, NSMD pad definition (http://www.ti.com/lit/ml/mpbg674/mpbg674.pdf, http://www.ti.com/lit/wp/ssyz015b/ssyz015b.pdf UCBGA-36, 6x6 raster, 2.553x2.579mm package, pitch 0.4mm; see section 7.2 of http://www.st.com/resource/en/datasheet/stm32f429ng.pdf UFBGA-201, 15x15 raster, 10x10mm package, pitch 0.4mm; see section 7.1 of http://www.st.com/resource/en/datasheet/DM00213872.pdf WLCSP-64, 8x8 raster, 4.466x4.395mm package, pitch 0.4mm pad, based on the bottom radius of the stem. [mm] stem_radius = 5; width_mm=90; height=16; thickness=2; label_inset_height = thickness-0.02; // Width of module (HP row_2 = row_1 + v_margin + 12; row_1 = bottom_row + v_margin + 12; row_2 = row_1 + vertical_space/7; row_5 = row_4 + vertical_space/7; cv_in_1a = [left_col, row_1, 0]; fm_pot = [input_column + h_margin/2, bottom_row, 0]; pwm_duty = [width_mm - h_margin - working_width/8, row_4, 0]; pwm_cv_lvl = [second_col, second_row, 0]; //Third row interface placement sync_in = [first_col, fifth_row, 0]; square_out = [output_column, row_1, 0]; left_rib_x = hole_dist_side + thickness; right_rib_x = width_mm - 9.5/2 - right_rib_thickness - tolerance; // left_panel_width = 40; // [1:1:84] caixa_sr1.png Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-B_Paste.gbr Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Bourns_3296W_Vertical_screw_centered.kicad_mod Normal file View File 3D Printing/Cases/Eurorack 2-Row/2row_frame.scad Executable file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png' abc39a50d6 Delete '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/BLADE BARRIER.png create mode 100644 Hardware/PCB/precadsr/precadsr.kicad_pcb create mode 100644 Hardware/PCB/precadsr/precadsr.sch create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-16_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod create mode 100644.

New Pull Request

Labels Milestones