3
1
Back

1.188057e+01 facet normal -0.500165 -0.865929 0.00115989 facet normal 9.795860e-01 -8.822657e-06 2.010256e-01 vertex -1.052128e+02 9.665134e+01 1.101732e+01 facet normal 0.305317 -0.0393762 0.951436 vertex -4.75047 5.25893 6.95295 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf ## Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth Mages Power Word Stun.kicad_pro | 85 cd18ed43dc Added hard sync (to a clock/gate/trigger input.

New Pull Request