Labels Milestones
BackFile 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape // Width of module (mm) - Would not change this if you want wider holes for a single 0.15 mm² wire, basic insulation, conductor diameter 1.4mm, outer diameter.
New Pull Request