Labels Milestones
BackKiCad version; non Al panel Gerbers # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 0 Minor layout tweaks From c6e6a61475df01d4832847208a59070c5a40c498 Mon Sep 17 00:00:00.
- Normal 2.061176e-002 -9.997876e-001 0.000000e+000 vertex -6.958273e+000 1.118030e+000 2.496000e+001.
- [PATCH] A couple more GND-stitch vias eb8580ef62 Undo.