Labels Milestones
BackFile Schematics/notes.txt Normal file View File Panels/luther_triangle_10hp.scad Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x10_P2.54mm_Vertical.kicad_mod Normal file Unescape Dual_VCA.diy Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Pcbnew # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes: merged pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main ... Footprint "SOCKET_3_PIN_HEADER_NORMAL" (version 20211014) (generator pcbnew footprint "POT_2_PIN_Header" (version 20211014) (generator pcbnew Show-stopping bugs needing bodges: Errant connection between R25 and R1. This.
- -5.524647e-001 -4.339742e+000 2.470218e+001 facet normal 3.395473e-15 -2.311620e-15 1.000000e+00.
- 2019 Keith Pitt, Tim Lucas.