synth_tools

Back

Normal -4.978804e-001 -8.663539e-001 3.931974e-002 facet normal -0.956942 0.288322 0.0336373 facet normal 0.451284 -0.844291 0.288991 facet normal -1.193566e-03 0.000000e+00 9.999993e-01 facet normal -0.956944 -0.288318 0.0336339 facet normal -7.070963e-001 -3.148238e-003 7.071103e-001 facet normal -0.545287 -0.816081 -0.191503 facet normal 0.18114 -0.338909 0.923217 vertex 3.66179 8.35972 3.76384 facet normal 1.575936e-001 2.757887e-001 9.482114e-001 facet normal 0.528237 0.643667 0.553767 facet normal -0.0624841 -0.0761186 0.995139 vertex 6.94785 2.87789 6.0001 facet normal -0.630715 -0.768435 0.108196 facet normal -0.989339 0.0974657 0.108209 facet normal 0.083183 -0.0810354 0.993234 vertex -5.83003 -4.3315 7.92322 facet normal -0.993001 -0.0642719 0.0990887 vertex -7.93692 1.00267 20 facet normal 0.0285785 -0.29018 0.956545 vertex 1.57536 7.91987 5.88782 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@github.com:holmesrichards/precadsr.git New KiCad version; non Al panel Gerbers ) (filled_polygon New KiCad version; non Al panel Gerbers .gitignore | 1 | Synth_power_2x5 | 2x5 pin shrouded header 2.54 mm 2x5 J - + Latest commits for file Schematics/shaek_try_1.diy Add kicad schematic, some diylc noodling Initial stab at a 10-step sequencer (up to 10 steps, but limited by decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10) // clock in (j2/j11 // casc out (j14/j15) // reset/casc in (j1/j13) // gate out (j4/j10) // clock out (j5/j12 // glide in (sleeve and normal both GND) 6x.

New Pull Request

Labels Milestones