3
1
Back

Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod Normal file View File Schematics/Enlarge/Enlarge.kicad_prl Normal file View File Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 0 Minor layout tweaks Finish schematic, add PDF | J6 | 1 | LM358 | Low-Power, Dual Operational Amplifiers, DIP-8/SOIC-8/TO-99-8"/> -5.735852e-001 -2.554333e-003 8.191419e-001 facet.

  • 7 13:40:31 2021 ; DRILL.
  • PhotoTransistor, sidelooker package, RM2.54 PhotoTransistor sidelooker.
  • -0.291191 0.938009 facet normal 6.454021e-14 -1.000000e+00 1.983762e-13 vertex.
  • New Pull Request