3
1
Back

Pair, see Fireball's hard sync to schematic, laid out PCB with exploratory 8hp layout 2cddc4d62d38c9e1b69839f92a19e7915eecbceb formatting caixa bits caixa_sr1.png | Bin 0 -> 104908 bytes Panels/title_test.scad | 27 Panels/title_test.stl | Bin 0 -> 10724 bytes 3D Printing/Rails/36hp_outie.stl | Bin 0 -> 2441420 bytes Synth_Manuals/LABOR_MANUAL.pdf | Bin 0 -> 11310848 bytes Synth_Manuals/Module Summaries.ods Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod Normal file View File Synth_Manuals/VALMORIFICATION+Build+and+BOM.pdf Normal file Unescape Schematics/SynthMages.pretty/IDC-Header_2x05_P2.54mm_Vertical_Fixed_Ground_Fill.kicad_mod Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto Normal file Unescape 500k Trimpot; tune to 1V out HALF Dot1 Dot2.

New Pull Request