synth_tools

Back

Entry ATA PATA IDE 5.25 inch floppy drive power USB 3.0, type A, right angle http://www.alps.com/prod/info/E/HTML/Tact/SnapIn/SKHH/SKHHLUA010.html tactile switch SPST LED OFF-ON D Double Pole Single Throw (SPST) switch, small symbol D Switch, triple pole double throw, right angle, PTS645VL31-2 LFS C&K Button tactile switch D Switch, single pole double throw, separate symbols K switch normally-open pushbutton push-button D Push button switch, generic, two pins D Push button switch, generic, two pins | Dailywell | PAS7B3M1CESA6-5 | Tayda | A-111 | | | | | 14 pin DIP socket | | | | R20, R22 | 3 create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-PasteTop.gtp create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-03A_1x03_P2.54mm_Vertical.kicad_mod create mode 100644 3D Printing/Panels/Radio_shaek_standoff_padded.stl create mode 100755 MK_VCO_RADIO_SHAEK_try1.diy create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Trimmer_Pot_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/fp-lib-table create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-6_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 3D Printing/Rails/36hp_innie.stl Normal file View File Hardware/PCB/precadsr/precadsr.xml Normal file View File 3D Printing/Cases/Eurorack 2-Row/d6aac07ae9184a927e3520e79cd5c366_preview_featured.jpg Executable file View File Panels/luther_triangle_vco_quentin_v3_blank.stl.stl Normal file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png differ Binary files /dev/null and b/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png # precadsr.sch BOM Optional capacitor socket # Temporary files *.lck # Netlist files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes are merged with plated holes count 0 Minor layout tweaks Finish schematic, add PDF' (#2) from schematic into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about UX component wiring 55ee65a5e9 Checkpoint after converting most things to SMD.

New Pull Request

Labels Milestones