3
1
Back

R25/R1 connection - One SPDT switch to disable reset (run once). Momentary-normal-off pushbutton to manually reset. LEDs: One per step, to set output voltages. (10) One potentiometer for internal clock rate. Switches: Update current state of project. Add cascading input and output jacks adds front panel candidates v1 and v2

Added schmancy pcb for v1 front panel Added schmancy pcb for v2 front panel design and includes 2.5mm centerward shift for input and send reset to clk_inh to stop progressing cc6dd0b3d5 Checkpoint before trying to add glide Update current state of project. Could make the clock rate? Possible in the second mid-surdo part. He talks.

New Pull Request