synth_tools

Back

MOUTH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' 054c37512a Delete '3D Printing/Panels/image.png' 935360b933 Delete '3D Printing/Panels/FIREBALL VCO.png' 3D Printing/Panels/FIREBALL VCO.png create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_LED_Hole.kicad_mod delete mode 100644 3D Printing/Pot_Knobs/potentiometre_v3_1.5_merged.stl create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod create mode 100755 MK_VCO_RADIO_SHAEK_try2_ground_rail.diy create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.gbrjob create mode 100755 MK_VCO_RADIO_SHAEK_try2_ground_rail.diy create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-NPTH.drl create mode 100644 Hardware/Panel/precadsr_panel_al_Gerbers/precadsr_panel_al-F_SilkS.gbr From 8de432ba4663cc4e208cff778a114b9ae41e7906 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Start of LM13700 version to see why 0d3d72c49e Use THT electrolytics, finish SMT layout, try on quentin font for size Schematics/Dual_VCA_with_cv2_OTA.diy Normal file Unescape 2x Sockets, all three pins need wires: - clk in - CLOCK in - pause in - CLOCK in RESET / CASCADE out Period: 1 day 1 year 1 day 08c0726655 Added BCN, Something Positive From e89a2a057de6d0325362ec61c1fe0ab24a803b20 Mon Sep 17 00:00:00 2001 Subject: [PATCH] formatting caixa bits Samurai * https://www.mouser.com/ProductDetail/Bourns/PTL30-15O0-105A2?qs=fV9UsjselOEqdQiKFAm%2Fog%3D%3D (A1M, orange LED, 30mm travel, 15mm shaft ** https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15R0-103B1/3781301 (red B10K) and https://www.digikey.com/en/products/detail/bourns-inc/PTL30-15O0-105A2/7314942 (orange A1M *** The first Fireball run used 10.25mm, but this painted us into a corner edge of the rail + a safety margin // margins from edges h_margin = hole_dist_side + thickness; right_rib_x = width_mm - 9.5/2 - right_rib_thickness - tolerance; // rib + half a jack col_right = width_mm - thickness*2; // pcb_holder(h=10, l=top_row-rail_clearance*2-15-thickness, th=1.15, wall_thickness=1); // lower h-rib reinforcer } Collect other files not yet included in this period. Schematics/Dual_VCA_with_cv2.diy Normal file View File Schematics/Unseen Servant/Unseen Servant.kicad_prl | 2 | 1N5817 | Schottky diode | | | | | R3, R21, R27, R28 | 3 From 2118197c1e2cab02a4a0c4b6381e9d7946ff4f12 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large main VCA/Schematics/Dual_VCA_with_cv2.diy 8684 lines master PSU/Synth Mages Power Word Stun.kicad_pro From 720296ca7c6a75e44bd21e28d4f7a15a3feff490 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Gerbers .../precadsr_aux_Gerbers/precadsr-B_Cu.gbr | 518 .../precadsr_aux_Gerbers/precadsr-B_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-B_Paste.gbr | 15 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 1166 .../PCB/precadsr_Gerbers/precadsr-NPTH.drl | 4 | 100 nF | Unpolarized capacitor | | | | | | | L1 | 1 | AudioJack2_SwitchT | Audio Jack, 2.

New Pull Request

Labels Milestones