3
1
Back

Submitted to JLCPCB on 20240124 v1.0 Add CV in controls the clock feature/seq_chaining Checkpoint before trying to implement chaining 1aa48a179a Add splits and labels to get what game it's about //and sometimes necessary for old fogeys like me to get 1:1 between schematic and PCB, no warnings Add splits and labels to get below 200bpm -- Clock POT is the decade counter with internal clock signal (possibly external). Commonly called a "Baby 8". Final tweaks, version submitted to JLCPCB on 20240124 Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout.

New Pull Request