3
1
Back

Outline http://www.vishay.com/docs/49633/sg2098.pdf SOP, 16 Pin (JEDEC MO-241/VAC, https://assets.nexperia.com/documents/package-information/SOT764-1.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py TQFN, 24 Pin (http://www.ti.com/lit/ds/symlink/bq24133.pdf#page=40 Texas Instruments, DSBGA, 1.4715x1.4715mm, 9 bump 3x3 array, NSMD pad definition Appendix A Virtex-7 BGA, 42x42 grid, 42.5x42.5mm package.

New Pull Request