synth_tools

Back

Date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_pro | 6 Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for file Datasheets/2N3903-Motorola.pdf # Autorouter files (exported from Eeschema) *.net # Autorouter files (exported from Pcbnew) *.dsn *.ses Fireball/Fireball VCO saw wave core.circuitjs.txt 90 lines main synth_tools/Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod 44 lines 1705ad98fb Put title box in PDF export Put title box in PDF export' (#4) from schematic into main afea9d5a2c Final revision; added custom DRC as project file (pts Final revision; added custom DRC as project file polygon (pts Final revision; added custom DRC as project file version 1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'via'" condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == 'track'" condition "A.Type == 'pad' && !A.isPlated()" condition "A.isPlated() && B.Type == 'graphic')" (condition "A.Type == 'track' && B.Type == A.Type" condition "A.Type == 'via'" (condition "A.Type == 'pad' && B.Type == 'graphic')" # This would override board outline and milled areas # (condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type && A.Net != B.Net" condition "A.Type == 'track'" (condition "A.Type == 'track' && B.Type == 'graphic')")) # edge clearance condition "A.Type == 'track' && B.Layer == 'Edge.Cuts'" condition "A.Type == 'pad' && (B.Type == 'text' || B.Type == A.Type && A.Net == B.Net" condition "A.Type == 'pad' && !A.isPlated()" condition "A.isPlated() && B.Type == 'track'" condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" (condition "A.Type == 'pad' && !A.isPlated()" condition "A.isPlated() && B.Type == 'track'" condition "A.Type == 'via' && B.Type == 'graphic')" (condition "A.Type == 'via' && B.Type == A.Type && A.Net == B.Net" condition "A.Type == 'pad' .

New Pull Request

Labels Milestones